COMPUTER & COMPUTATIONAL SCIENCES

System & App Performance Work by PAL

Adolfy Hoisie

Kevin Barker, Kei Davis, Roberto Gioiosa, Song Jiang, Greg Johnson, Darren J. Kerbyson, Mike Lang, Scott Pakin, Fabrizio Petrini, Jose Carlos Sancho

> Performance and Architecture Laboratory (PAL) http://www.c3.lanl.gov/par_arch Computer and Computational Sciences Division Los Alamos National Laboratory









- Understanding application and system performance on present-day extreme-scale architectures through the development and application of technologies for measurement and modeling of program and system behavior,
- Devising software strategies to ameliorate application performance bottlenecks on today's architectures,
- Modeling the behavior of applications (and systems) to understand factors affecting their scalability on future generations of extreme-scale systems, and
- Investigating software technology that will enable higher performance on next-generation, extreme-scale parallel systems.





Advances in Modeling

- New applications modeled (Partisn, POP, HYCOM, LBMHD)
- New systems modeled (BG/L, BG/P, XD1, Lightning, PERCS...)
- Directly contributed to an ASCI L1 milestone
- Single processor performance
- Commodity memories

• Advances in Systems

- Feasibility studies on incremental checkpointing
- Early version of a kernel-level incremental checkpointer
- Various publications on system software implemented on top of STORM primitives

• External Activity

- 12 journal and top conference papers published (6 more already accepted for 2005)
- 20+ technical reports written (more programmatic/project related)
- Numerous presentations given at conferences/workshops
- Invited lectures
- Tutorial at SC'04 (50 attendees)
- Tutorial at HPCA this week
- Technical paper at SC'04 on BG/L standing room only !
- Tutorial to funding agencies, January 2005
- In the organizing committee/program committee for many conferences (SC, Hot Interconnect, IPDPS, etc)









- "A Performance and Scalability Analysis of the BlueGene/L Architecture", Kei Davis, Adolfy Hoisie, Greg Johnson, Darren J. Kerbyson, Mike Lang, Scott Pakin, Fabrizio Petrini, in Proc. IEEE/ACM SC'04, Pittsburgh PA, November 2004.
- "An Empirical Performance Analysis of Commodity Memories in Commodity Servers", Darren J. Kerbyson, Mike Lang, Gene Patino, Hossein Amidi, in Proc. of ACM Workshop on Memory System Performance, Washington DC, June 2004.
- "Performance Modeling of Unstructured Mesh Particle Transport Computations", Mark M. Mathis, Darren J. Kerbyson, in Proc. of Workshop on Performance Modeling Evaluation and Optimization (PMEO), Int. Parallel and Distributed Processing Symposium (IPDPS), Santa Fe, NM, April 2004.
- "Performance and Scalability of Particle Transport Applications", Mark M. Mathis, Darren J. Kerbyson, poster, DOE Conf. High Speed Computing, Salishan Lodge, Oregon, April 2004.
- "A Performance Evaluation of an Alpha EV7 Processing Node", Darren J. Kerbyson, Adolfy Hoisie, Scott Pakin, Fabrizio Petrini, Harvey J. Wasserman, Int. Journal of High Performance Computing Applications, Vol. 18, No. 2, Sage Publications, 2004, pp. 199-209.







- Fabrizio Petrini, Juan Fernandez, Adam Moody, Eitan Frachtenberg and Dhabaleswar Panda. NIC-based Reduction Algorithms for Large-scale Clusters.International Journal of High Performance Computing and Networking (IJHPCN). To appear, 2005.
- Juan Fernandez, Fabrizio Petrini and Eitan Frachtenberg. Achieving Predictable and Scalable Performance with BCS-MPI. In Engineering the Grid. Jack Dongarra and Hans Zima and Adolfy Hoisie and Laurence Yang and Beniamino di Martino editors. To appear, 2005.
- Roberto Gioiosa, Fabrizio Petrini, Kei Davis and Fabien Lebaillif-Delamare. Analysis of System Overhead on Parallel Computers. In The 4th IEEE International Symposium on Signal Processing and Information Technology (ISSPIT 2004), Rome, Italy, December 2004.
- Eitan Frachtenberg, Kei Davis, Fabrizio Petrini, Juan Fernandez, and Jose' Carlos Sancho. Designing Parallel Operating Systems via Parallel Programming. Euro-Par 2004, Pisa, Italy, August 2004.
- Juan Fernandez, Eitan Frachtenberg, Fabrizio Petrini, Kei Davis, and Jose' Carlos Sancho. Architectural Support for System Software on Large-Scale Clusters. In International Conference on Parallel Processing 2004 (ICPP2004), Montreal, Quebec, Canada, August 2004.







- Fabrizio Petrini, Kei Davis and Jose' Carlos Sancho. System-Level Fault-Tolerance in Large-Scale Parallel Machines with Buffered Coscheduling. In 9th IEEE Workshop on Fault-Tolerant Parallel, Distributed and Network-Centric Systems (FTPDS04), Santa Fe, NM, April 2004.
- Jose' Carlos Sancho, Fabrizio Petrini, Greg Johnson, Juan Fernandez and Eitan Frachtenberg. On the Feasibility of Incremental Checkpointing for Scientific Computing. In International Parallel and Distributed ProcessingSymposium (IPDPS04), Santa Fe, NM, April 2004.
- Scott Pakin. "Reproducible network benchmarks with coNCePTuaL". In Proceedings of Euro-Par 2004, Pisa, Italy, August 31-September 3, 2004.
- Leon Arber and Scott Pakin. "The impact of message-buffer alignment on communication performance". To appear in Parallel Processing Letters.



PAL Other technical reports/posters



- "Discussion Document 1: Modeling the PERCS networks ", LA-CP 04-094
- "LIGHTNING: PERFORMANCE RESULTS FOR THE LEVEL 2 MILEPOST", Kei Davis, Adolfy Hoisie, Greg Johnson, Darren J. Kerbyson, Mike Lang, LA-UR 04-5064
- "A performance model of the parallel ocean program", Darren J. Kerbyson, Phil Jones, LA-UR-04-8793
- "A note on the performance of the EM64T (Nacona) node" LA-UR-04-7450
- "Automatic Identification of Communication Patterns via Templates", Darren J. Kerbyson, Kevin J. Barker, LA-UR-04-7451
- "An Initial Analysis of Application Communication Degree", LA-UR-04-7456.
- "PERFORMANCE MODELING AT LARGE-SCALE SYSTEMS IN PERCS: A METHODOLOGY DESCRIPTION", LA-UR-04-5214
- "An Initial Analysis of the BG/P System", Darren J. Kerbyson, Adolfy Hoisie, June 2004, LA-UR-04-5140.
- "Lightning: Performance results for the level 2 Milepost", Kei Davis, Adolfy Hoisie, Greg Johnson, Darren J. Kerbyson, Mike Lang, Scott Pakin, Fabrizio Petrini, June 2004, LA-UR-04-5064.
- "Empirical Analysis of Various Memory Models on an Intel EM64T Based Processing Node", LA-UR-04-7449
- "A Performance Model of POP", Darren J. Kerbyson, Phil Jones, June 2004, LA-UR-04-4119
- "A note on the difference task mappings of SAGE onto BG/L", Darren J. Kerbyson, LA-UR-04-4118
- "Performance and Scalability of Particle Transport Calculations", Mark M. Mathis, Darren J. Kerbyson, Poster Presentation, DOE High Speed Computing Conf., Salishan, April 2004.
- "An initial performance analysis of commodity memories in Intel processing nodes", Darren J. Kerbyson, Mike Lang, LA-UR-04-2111.
- "Lightning: A performance and Scalability report on the use of 1020 nodes", Kei Davis, Adolfy Hoisie, Greg Johnson, Darren J. Kerbyson, Mike Lang, Fabrizio Petrini, Scott Pakin, March 2004, LA-UR-04-1652.







- "Comparing Systems using Application Performance Models", Presented at Cray Advanced Technical Workshop, Bologna, Italy, June 2004.
- "Performance Modeling of Unstructured Mesh Particle Transport Computations", Presentated at the SIAM Int. Parallel Processing Conference, San Francisco, February 2004.
- System and Application Performance at Extreme-Scale, invited plenary speaker at SIAM Parallel
- Talk/briefing to the NAS panel on Supercomputing
- Invited talk at ScalPerf, Bologna, August 2004







- Continue expanding the scope of modeling to new apps
- Include tri-Lab workload in the modeling portfolio
- Emphasize tool R&D for simplifying the modeling process
- Work on BG, Red Storm and Purple
- Single-processor modeling: interactions with Rice, Cornell, Intel, IBM, etc.
- We have a ASC Level 2 milestone in Q4 05: big pressure!







Advances in Applications Modeled





Recently Completed:

- HYCOM Hybrid Ocean Model
- Partisn S_N transport
- POP Parallel Ocean Program (part of CSSM)
- LBMHD Magnetohydrodynamics

Existing:

- MCNP Monte Carlo N-Particle
- Sweep3D S_N transport kernel on structured grids
 - SAGE hydro on AMR grids
- Tycho/UMT S_N transport on unstructured grids

In-progress:

- CICE Sea Ice Model (part of CSSM)
- RF-CTH








• Example Validation:

- 32 node, 2-way Itanium-2 (Madison) 1.3GHz
- LBMHD strong, and weak-scaling modes
- Use of one, and both PES, per node






EST. 194



Example Validation:

- 32 node, 4-way AlphaServer ES40, 833MHz
- 2048 node BlueGene/L, 700MHz
- POP input decks: test, and degree 1 resolution (x1)




CCS-3



• Example Validation:

- 128 node, 4-way AlpaServer ES45 (ASCI Q type), 1.25GHz
- Sntiming input deck
- Model two main elements of sweep and diffusion



Average error: 8%

• Max error: 20%,



EST. 1943







Advances in Machines Analyzed







- BlueGene/Light
 - Performance of full-sized (64K-node) system compared with Q
 - Talk/paper presented at SC'04

BlueGene/P

- Possible future IBM product
- Models have been used to examine expected performance
- Report produced August '04 (proprietary LANL/IBM)

IBM PERCS (DARPA HPCS)

- Preliminary performance analysis undertaken
- Examining performance sensitivity of sub-systems on overall performance
- Results being presented at DARPA review, Feb '05







- Lightning
 - Performance measured and modeled during '04
- Cray XD1
 - Preliminary analysis of XD1 system undertaken
 - Communication performance examined
 - Performance of SAGE and Sweep3D modeled
 - Work presented at CRAY Advanced Technical Workshop in Bologna (June '04)




PAL BlueGene/Light Overview




- Node
 - Dual Core Embedded PowerPC 440
 - 256MB or 512MB memory
- Network
 - 3-D torus (point-to-point) & Tree network (broadcast, ...)
- 700MHz, 500MHz prototype (versions of both tested)
- 4 floating-point per cycle
 - 2.8 GFlops per processor core
- Use either 1 PE or 2 PEs per node
- Largest system Lawrence Livermore, 2005 (ASC)
 - 32 x 32 x 64 nodes (64K nodes, 128K processor cores)
 - Peak performance: 360 Tflops
- Small physical footprint
 - 2 nodes per compute card, 16 cards per board, 32 boards per rack





- NB: VNM vs. COP mode (using 2 vs 1 PEs per node) :
 - Factor of ~1.9x higher performance








PAU Relative performance: BG/L to ASCI Q

CCS-3



- equal processor count (up to 8,192 processors)
- ASCI Q fixed size (above 8,192 processors)




PAU Relative Performance: BG/L to ASCI Q

CCS-3




- equal processor count (up to 8,192 processors)
- ASCI Q fixed size (above 8,192 processors)







- Used measured performance on a 2.0GHz Opteron
- Used measured performance for Uni-directional messages (MPI)
 - Optimistic as Sage mainly used bi-directional



Predictions for 3-D mesh - results in contention on large PE counts, and for a network topology that matches the application communication pattern







Two thrusts

- A. Efficiency: detection, identification, and elimination of system noise;
- **B.** Fault tolerance: efficient, transparent, system-level incremental checkpointing.





A. Noise detection, identification, and elimination



- This is currently a relatively minor effort, though we have a recent success—a `little brother' to "The Case of the Missing Supercomputer Performance."
- What is new here is the source of the system noise and part of the strategy used to identify it.




PAL Analysis of System Overhead




- Demonstration, by the way of a case study of a methodology for analyzing and evaluating the impact of system activity on application performance
- Our methodology has three major components
 - 1. A set of simple benchmarks
 - 2. A kernel-level profiling tool, Oprofile to characterize all relevant events and their sources
 - 3. A Linux 2.6 kernel module that provides timing information for in depth modeling of frequency and duration of each relevant event and determines which sources have the greatest impact on performance (and therefore the most important to eliminate)









Noise asymmetry between processor 0 and 1



Events



B. Efficient, transparent, system-level incremental checkpointing



Overview

- 1. Survey: never been done for Linux, or as a set of generalpurpose, modular tools;
- 2. Feasibility: plausibly demonstrated;
- **3.** Implementation: prototype implementation underway.




PAL 3. Feasibility



Is current hardware adequate? Must consider

- Bandwidth requirements, a function of processor, memory, I/O bus, disk, and networks speeds, and the behavior of applications.
- This is performance analysis and modeling!
- We have compiled a large number of internal reports summarizing our findings; these represent a significant fraction of our working knowledge.











- Our preliminary analysis show that automatic, frequent, and user-transparent incremental checkpointing is a viable technique to provide fault-tolerance for scientific computing
- The per-process bandwidth slightly decreases as we increase the number of processors (weak scaling)
- Per-process bandwidth is sublinear with the number of processors







Implementation of prototype incremental checkpointer is underway.

- Goal is a small set of modular building blocks that could be used in diverse ways;
- Two components:
 - 1. Kernel module for memory transfer;
 - 2. Loader for executables on NIC (Elan4).
- Next
 - 3. Remote storage to disk.

Prototype under development is currently single-node.







- Expanding and refining LANL's memory model: answering questions about future architectures (multi-core), OS scheduling
- Came up with a diagnostic model for Sage and Partisn that shows the major areas of inefficiencies in single-proc performance
- Compare LANL and Rice single-processor models (role of prefetch instruction will be a joint study)
- Organized a workshop on HPM at HPCA-11 to influence functionality in future architectures (co-organized with Tennessee and Rice).

