

A Hardware-Accelerated Steady-State Power Flow Solver

Daniel G. Chavarría-Miranda and David Chassin
Pacific Northwest National Laboratory (PNNL)
Richland, WA

Abstract:

Non-linear steady-state power flow solvers have typically relied on the Newton-Raphson method to efficiently compute solutions on General Purpose Processor (GPP)-based computer systems. Recently, high-performance computers have started to incorporate reconfigurable devices in their compute fabric, which can efficiently implement application-specific hardware. However, not all algorithms are suitable for a hardware-based implementation. For the steady-state power flow problem, we believe the Gauss-Seidel method is better suited to reconfigurable hardware.

We have implemented a prototype Gauss-Seidel solver on an SGI Altix 350 system equipped with a Virtex II 6000 FPGA. Our implementation was developed in a higher-level language (Celoxica's Handel-C) using a 32-bit fixed-point numerical representation. We developed our own CORDIC-based trigonometric and exponential functions, as well as our own fixed-point division operator and used vendor-provided libraries for the other operators. We were able to achieve a clock rate of 100 MHz for our implementation resulting in a speedup of 3.25 over a fixed-point software implementation and 4.25 over a floating-point software implementation, running on the 1.5 GHz Itanium 2 host processors of the Altix.

References:

1. Glover, Duncan J. and M. Sarma. "Power System Analysis and Design", Brooks/Cole Publishing, 2002.
2. Koester, D.P., S. Ranka and G.C. Fox. "A Parallel Gauss-Seidel Algorithm for Sparse Power System Matrices", in *Proceedings of the 1994 ACM/IEEE Conference on Supercomputing*, Washington, D.C. 1994.